Projects: Difference between revisions
No edit summary |
No edit summary |
||
Line 91: | Line 91: | ||
*Ricardo Ribeiro dos Santos - researcher | *Ricardo Ribeiro dos Santos - researcher | ||
*Luciano Gonda - researcher | *Luciano Gonda - researcher | ||
=='''Low Cost Remote Monitoring Equipment of Substation by Optics Imaging and Infrared (thermal analysis)'''== | |||
'''Abstract:'''Development of a system composed of equipment for acquisition optical image and thermal, processing program and the information obtained for diagnosis, prognosis, and display to the maintenance of substations. | |||
'''Team:''' | |||
*Milton Ernesto Romero Romero - coordinator | |||
*Evandro Mazina Martins - researcher | |||
*Luciana Cambraia Leite - researcher | |||
*Ricardo Ribeiro dos Santos - researcher | |||
'''Sponsor:''' Empresa Energética de Mato Grosso do Sul | |||
=='''Development and implementation of a set of logic gates (Successor, extended AND, OR extended, minimum and maximum) for a Multi-Level Algebra'''== | |||
'''Abstract:'''Development and implementation (integrated circuit) of a set of logic gates (Successor, extended AND, OR extended, minimum and maximum) for a Multilevel algebra proposed by the research group. | |||
'''Team:''' | |||
*Evandro Mazina Martins - coordinator | |||
*Milton Ernesto Romero Romero - researcher | |||
*Ricardo Ribeiro dos Santos - researcher | |||
'''Sponsor:''' Conselho Nacional de Desenvolvimento Científico e Tecnológico | |||
=='''Development and implementation of a set of logic gates (Successor, extended AND, OR extended, minimum and maximum) for a Multi-Level Algebra'''== | |||
'''Abstract:'''Development and implementation (integrated circuit) of a set of logic gates (Successor, extended AND, OR extended, minimum and maximum) for a Multilevel algebra proposed by the research group. | |||
'''Team:''' | |||
*Evandro Mazina Martins - coordinator | |||
*Milton Ernesto Romero Romero - researcher | |||
*Ricardo Ribeiro dos Santos - researcher | |||
'''Sponsor:''' Conselho Nacional de Desenvolvimento Científico e Tecnológico | |||
==''' Techniques of Operations Research Applied in Design and Development of Architecture Processors'''== | |||
'''Abstract:'''This project proposes a mathematical modeling and applications of research techniques operations on the Problem of Packaging DAGs (PED) in a processor architecture called 2D-VLIW. | |||
'''Team:''' | |||
*Rúbia Mara de Oliveira Santos - coordinator | |||
*Rodolfo Azevedo - researcher | |||
*Ricardo Ribeiro dos Santos - researcher | |||
'''Sponsor:''' Fundação de Apoio e Desenvolvimento do Ensino, Ciência e Tecnologia | |||
=='''Synthesis and Analysis of Digital Circuits on Multi-Level Logic (MVL)'''== | |||
'''Abstract:'''Definition of a new proposal algebra for use in multilevel logic. | |||
'''Team:''' | |||
*Evandro Mazina Martins - coordinator | |||
*Milton Ernesto Romero Romero - researcher | |||
*Ricardo Ribeiro dos Santos - researcher | |||
'''Sponsor:''' Universidade Federal de Mato Grosso do Sul | |||
=='''Project of Specific Processors for the Application.'''== | |||
'''Abstract:'''In this project, we propose designing ASIPs (processor instruction set specific to the application) directed to specific areas of applications, using a hybrid architecture. The idea is, by partitioning hardware / software application, select the application operations to be implemented as specialized instructions. Then we will design specialized functional units to execute these instructions in hardware, the component of the reconfigurable architecture. Instructions will be added to the instruction set processor based architecture that runs the rest of the application software. This approach will be used to design ASIPs for applications of two distinct domains, encryption and Bioinformatics. | |||
'''Team:''' | |||
*Nahri Balesdent Moreano - coordinator | |||
'''Sponsor:''' Fundação de Apoio e Desenvolvimento do Ensino, Ciência e Tecnologia |
Revision as of 16:21, 12 March 2012
High Performance Processors: Techniques, Algorithms, and Tools
Abstract:This project aims at code generation algorithms and software simulators for high performance computer architecture. Specifically, we focus on new algorithms for instruction scheduling and register allocation coupled with the llvm compiler infrastructure based on the subgraph isomorphism scheduling. Moreover, we carry out software simulators for those high performance architectures.
Team:
- Ricardo R. Santos - coordinator
- Rubia M. de Oliveira Santos - researcher
- Lucas Silva - master student
- Richard Steffano - undergraduate student
- Thiago Machado - master student
- Jader Perez - undergraduate student
- Hilda Alves - undergraduate student
Sponsor: CNPq
High Performance Processors: Hardware Synthesis
Abstract:This project aims at code generation algorithms and prototyping of encoding/decoding hardware resources for high performance computer architecture. Software toolchains supporting instruction encoding and code generation for those architectures is also a goal to be met.
Team:
- Ricardo R. Santos - coordinator
- Rodolfo Azevedo - researcher
- Milton Romero - researcher
- Evandro Martins - researcher
- Renan Marks - master student
- Renato Fernando dos Santos - master student
- Felipe Oliveira - undergraduate student
- Marcel Grassi - undergraduate student
- Felipe Yonehara - digital ic designer
Sponsor: Fundect
Interscience: UFMS activities for science, computing and mathematics for the basic education
Abstract:This is an institutional project aiming at new activities for teaching and learning by teachers and students of the basic education of the Mato Grosso do Sul region.
Team:
- Ricardo R. Santos - coordinator
- Edson T. Matsubara - researcher
- Ivo L. Filho - researcher
- Fernando Souza - researcher
- Carla Arruda - researcher
Sponsor: CAPES
Development of an education system and monitoring of energy efficiency
Abstract:The use of electrical equipment for greater efficiency and control the operation of the electric charges are the main actions to reduce energy expenses of a consumer unit, however, ignorance and lack of a tool that allows the monitoring of energy consumption real-time hinder the implementation and maintenance of energy efficiency programs. Thus, the project entitled Development of an education system and monitoring of energy efficiency are proposed to develop an education system for energy users based on monitoring the electrical power absorbed by equipment, industry or consumer unit via the Internet network.
Team:
- Aureo Cezar de Lima - coordinator
- Orlando Moreira Jr. - researcher
- Fernando Cesar Ferreira - researcher
- Fábio Iaione - researcher
Sponsor: Universidade Federal da Grande Dourados
Embedded System for Collection of Climatic Parameters with Fault Tolerance
Abstract:The development of fungi as the cause of soybean rust, is associated with climatic conditions, therefore, several mathematical models of forecasting has been developed to predict the evolution of these diseases in various crops. These models are fed weather data and provide an index of infection which assists in determining the time of application of the fungicide, that allows the use of these products in lower amounts, thus reducing costs and contamination of food and the environment. The forecasting models are used in so-called disease forecasting systems, where individual weather stations (embedded systems) measure and store the climate parameters transferring them via satellite or cellular network to a central computer, which processes the data and provides the indices for the farmer. In Mato Grosso do Sul, in Brazil, these systems are beginning to be used, but still limited to few initiatives. The occurrence of failures at meteorological stations scattered in the fields is a common problem and generates significant losses (failure to detect an outbreak, cost for replacement of stations located in remote locations and others). Given the above, the objective of the proposed research is to study the techniques and methods related to fault tolerance, and develop an embedded system collector climatic parameters (weather station) with the capability of fault tolerance.
Team:
- Fábio Iaione - coordinator
- Andréa Teresa Riccio Barbosa - researcher
- Rodrigo Porfírio da Silva Sacchi - researcher
- Valguima Victoria Viana Aguiar Odakura - researcher
Sponsor: Fundação de Apoio e Desenvolvimento do Ensino, Ciência e Tecnologia
Development of a Low-Cost Module for Automation
Abstract:The objective of this project is to develop a module (hardware card) based on a microcontroller and programming routines so that students are able to automate computing simple systems.
Team:
- Fábio Iaione - coordinator
- Andréa Teresa Riccio Barbosa - researcher
- Celso Gonçalves Camilo Júnior - researcher
- Rodrigo Porfírio da Silva Sacchi - researcher
- Marcos Paulo Moro - researcher
- Wellington Lima dos Santos - researcher
- Valguima Victoria Viana Aguiar Odakura - researcher
Sponsor: Universidade Federal da Grande Dourados
Hardware Control Processor with Nios II Embedded in FPGA Ethernet Network to Connect and Starting to MIT
Team:
- Edson Antonio Bastista - coordinator
- Ricardo Ribeiro dos Santos - researcher
- Luciano Gonda - researcher
Low Cost Remote Monitoring Equipment of Substation by Optics Imaging and Infrared (thermal analysis)
Abstract:Development of a system composed of equipment for acquisition optical image and thermal, processing program and the information obtained for diagnosis, prognosis, and display to the maintenance of substations.
Team:
- Milton Ernesto Romero Romero - coordinator
- Evandro Mazina Martins - researcher
- Luciana Cambraia Leite - researcher
- Ricardo Ribeiro dos Santos - researcher
Sponsor: Empresa Energética de Mato Grosso do Sul
Development and implementation of a set of logic gates (Successor, extended AND, OR extended, minimum and maximum) for a Multi-Level Algebra
Abstract:Development and implementation (integrated circuit) of a set of logic gates (Successor, extended AND, OR extended, minimum and maximum) for a Multilevel algebra proposed by the research group.
Team:
- Evandro Mazina Martins - coordinator
- Milton Ernesto Romero Romero - researcher
- Ricardo Ribeiro dos Santos - researcher
Sponsor: Conselho Nacional de Desenvolvimento Científico e Tecnológico
Development and implementation of a set of logic gates (Successor, extended AND, OR extended, minimum and maximum) for a Multi-Level Algebra
Abstract:Development and implementation (integrated circuit) of a set of logic gates (Successor, extended AND, OR extended, minimum and maximum) for a Multilevel algebra proposed by the research group.
Team:
- Evandro Mazina Martins - coordinator
- Milton Ernesto Romero Romero - researcher
- Ricardo Ribeiro dos Santos - researcher
Sponsor: Conselho Nacional de Desenvolvimento Científico e Tecnológico
Techniques of Operations Research Applied in Design and Development of Architecture Processors
Abstract:This project proposes a mathematical modeling and applications of research techniques operations on the Problem of Packaging DAGs (PED) in a processor architecture called 2D-VLIW.
Team:
- Rúbia Mara de Oliveira Santos - coordinator
- Rodolfo Azevedo - researcher
- Ricardo Ribeiro dos Santos - researcher
Sponsor: Fundação de Apoio e Desenvolvimento do Ensino, Ciência e Tecnologia
Synthesis and Analysis of Digital Circuits on Multi-Level Logic (MVL)
Abstract:Definition of a new proposal algebra for use in multilevel logic.
Team:
- Evandro Mazina Martins - coordinator
- Milton Ernesto Romero Romero - researcher
- Ricardo Ribeiro dos Santos - researcher
Sponsor: Universidade Federal de Mato Grosso do Sul
Project of Specific Processors for the Application.
Abstract:In this project, we propose designing ASIPs (processor instruction set specific to the application) directed to specific areas of applications, using a hybrid architecture. The idea is, by partitioning hardware / software application, select the application operations to be implemented as specialized instructions. Then we will design specialized functional units to execute these instructions in hardware, the component of the reconfigurable architecture. Instructions will be added to the instruction set processor based architecture that runs the rest of the application software. This approach will be used to design ASIPs for applications of two distinct domains, encryption and Bioinformatics.
Team:
- Nahri Balesdent Moreano - coordinator
Sponsor: Fundação de Apoio e Desenvolvimento do Ensino, Ciência e Tecnologia